INTRODUCTION
Global placement is one of the most typical processes in modern physical design. Its task is to determine the overall locations of cells in the design. However, physical synthesis designs such as buffering and gate sizing are applied after component placement to further optimize timing. These methods usually insert new cells or change the size of existing cells. Engineering change order (ECO) is another source of modifications for designs under optimization. It could also introduce new logics, change the physical sizes of objects, or change the locations of existing cells. All these changes may probably result in overlaps among cells. Therefore this design needs additional (extra) legalization to remove those overlaps. Even though many legalization methods have been proposed to minimize the disturbance to the original placement, they usually result in wire length degradation.
The Detailed placement techniques such as Simulated Annealing (SA) based swapping and moving [7] , cell interleaving [12] , branch-and-bound reordering, branch-and-price reordering, guided local search, global swap and local reordering, and net length constrained SA approach can all reduce the total wire length only. But, reducing total wire length do not necessarily result in timing improvement, particularly after physical design. Therefore an efficient delay model is required for Incremental detailed placement to avoid doing any harm to timing critical paths while improving total wire length.
PIN BASED TIMING AND ELECTRICAL CONSTRAINTS
In this section, we will model timing and electrical constraints for Incremental Detailed Placement. The purpose of adding these constraints is to prevent any degradation of timing results (worst negative slack, total negative slacks, etc), Which uses constraints on timing paths and our timing constraints are imposed on individual pins. Even though these constraints may be preserved using pin-based constraint, which would greatly simplify the timing computation during placement because the expensive path propagation computation is not required.
Delta Arrival Time Constraints
The arrival time of each pin of a gate is defined as the addition of delay segments from timing start points, i.e. PIs or the output of a sequential logic, to the pin itself. The arrival time of each gate is simply defined as the addition of delay segments on the most critical input pin.
Thus, let Nm be a set of gates or PIs connected to the input of gate m, and gate k ∈ Nm connected to input pin j of gate m. The arrival time of pin will be The upper figure 1(a) shown the original gate and wire delays, arrival times on all three gates, PIs and PO, and delta arrival times on noncritical internal pins, while the lower figure 1(b) shown the changed gate/wire delays, and new arrival times. We have observed that the increase on the merged gate delay and wire delay is less than the delta arrival time. For example, the combined gate and wire delay between gate B and C changes from 2+1=3 to 4+6=10. However, the ΔAT on this connection is 9, which is still greater than the amount of delay increase 10-3=7. Even the critical input pin of gate C changes, the arrival time on the input of C is reduced from 18 to 16. We have also verified that the arrival times on all the gates do not increased and so does the PO arrival time. Therefore the slack on PO is not degraded.
INCREMENTAL DETAILED PLACEMENT
In this design we used the Incremental Detailed Placement method that convert placement from one legal solution to another legal solution. These methods take a legally placed net list, change locations of cells while still maintaining the legality. Normally these approaches only check whether the movements reduce the total wire length or not.
Constraint Formulation
During Incremental Detailed Placement, we can obtain an accurate estimation of the total half perimeter wire length (HPWL). If we can roughly estimate delay or slew based on HPWL, then we can verify whether the constraints are satisfied or not.
To do this we used a differential gate delay and wire delay model, which estimates delay and slew increments of placement change. Conversely, the main difference is the gate delay modeling. Therefore the gate delay and output slew is only determined by output load. The advantage of this is to avoid slew propagation, which is time consuming because which has to propagate the slew all the way down to the end and re-compute the timing on many cells down the way. Using a conservative gate delay modeling actually makes the timing constraints more conservative, which helps protecting of any timing degradation.
Gate delay and output slew can be represented as linear functions of input slew and output load as follows:
Where d k and s k are the delay and output slew of gate k; s k,j is the most critical input pin of gate k and s' k , j is the input slew on pin j. A0, A1, A2 and B0, B1 and B2 are constants determined by the standard cell library characterization. Since we have assumed the critical input pin slew is constant, the differential gate delay and output slew can be computed by as follows: ∆ = ∆ (7) ∆s k = B k ∆c k (8) Where ∆d k and ∆s k is the gate delay and output slew increments for gate k, respectively. Δc k is the total output load increment, which can be computed by ∆ = ∆ (9) Where c is the unit wire capacitance; Δl i is the total Wire length (HPWL) increment for net i, which gate k drives.
Objective Function
The objective function of our Incremental Detailed Placement is to reduce both TWL and TNS. Assuming and we can guarantee that slacks do not degraded. We can use weighted total wire length as the optimization objective for Incremental Detailed Placement. Critical nets (nets with negative slacks) are given higher weights than other nets. The weighted wire length objective function is given below.
= (10)
Where WTWL is weighted total wire length. w i is the net weight for net i, and li is the HPWL of net i.
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EXPERIMENTAL RESULTS
We have implemented the Incremental Detailed Placement in DSCH and MicroWind Tool. The technology for each design is reported in Table I . The worst negative slack (WNS) and Figure-of-Merit (FOM) of these designs are reported in Table II . 
CONCLUSION & FUTURE SCOPE:
Incremental Detailed placement not only reduced Total wire length, but also significantly improves timing (WNS & FOM) and Power. These constraints and objective function are simple to implement and can be applied to many detailed placement frameworks. Throughout our work we 
